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is evaluated, the second stage is precharged and the output of the first stage is stored on the second-stage inputs. During $2 high and $1 low, the first stage is precharged, the second stage is evaluated and the output of the second stage is stored on the first-stage inputs. When both $1 and $2 are simultaneously high, both stages ($1 and ($2) will be evaluated and their outputs will be isolated from the next stages by the off pass gates so there is no corruption of data. Because of the use of pass gates in fkont af each evaluating logic block, TPDL designs are self latching and well suited for pipelined architectures. TPDL systems can be pipelined to reach the maximum operating frequency without having to add additional storage elements (pipeline registers). The design of a 4-Bit CLA circuit will be explained in detail. The circuits are designed simulated using HSPICE simulation tools then implemented using CADENCE tools. Each block of the circuit is designed and simulated separately and then optimized for layout area and maxi" operating frequency. Finally, dl blocks are integrated to form the 4-Bit CLA. Propagation delay, determines the maximum operating frequency of the circuit. The CGaAs 4-Bit CLA was simulated with a 1.75 volt power supply. Each output of the circuit was loaded by two inverters (fan-out of two). For the static and pipelined static circuits, the loads were static inverters. While for the TPDL circuit, the load was TPDL inverters.
For the static design, due to the difference in the propagation paths of all the summations and cany out signals, they have different propagation delays. Therefore, the maximum lkequency is limited by the longest signal path (longest propagation delay). The critical propagation delay measured from the change in carry in, from logic low to logic high, to the change in the summation output S3, from logic high to logic low, is 1 . 9~. The duty cycle of the applied input signal should be equal to or longer than the longest propagation delay of the circuit to prevent race conditions. This will limit the maximum frequency of the input signal to 260 MHZ (1/(2*1.9ns)). The 4-Bit CLA circuit consumes an average power of 26 mW at the maximum operating fEquency and uses 236 transistors. The summation and the carry out signals do not arrive at the cirouit output simultaneously. Thus, the circuit requires a register at the output to hold the information and apply it to the next stage simultaneously. This will add circuitry and increase the layout area, the transistor count and the power consumption of the circuit. Also, the maximum operating fiequency of the circuit will be decreased due to the added delay through the register file.
The pipelined architecture solves the above problems. A pipelined three stage-adder designed here increases the maximum frequency of operation but at the same time increases the transistor count, the power consumption and the layout area. The use of these pipeline registers will assure that all summation and carry out signals will be delivered to the output terminals simultaneously. The number of transistors used in the pipelined adder circuit Is 450 transistors. The maximum frequency of operation is limited by the longest stage delay. The circuit works properly up to 550 MHZ (more than double that of the static design) and consumes 77.4 mW at that frequency.
The TPDL 4-B CLA circuit described here uses the architecture shown in Figure 1 and has a maximum operating fiequency of 1.2 G&.It consumes 61 mW at the maximum operating frequency when powered from 1.75 V power supply. The fill time of the TPDL 4-Bit CLA circuit is 3 clock periods.
ITI. COMPARISON BETWEEN CGaAs STATIC,
PIPLINED STATIC AND TPDL 4-Bit CLA In this section, the comparison between these different designs (static, pipelined static and TPDL) for speed, power consumption and layout area will be performed. Table 1 lists the maximum operating frequency of each design and the power consumption at that hquency. Also, the number of transistors used in each circuit are listed in the table. The CGaAs TPDL CLA has the highest operating frequency of all the studied CGaAs CLA logic designs. The maximum frequency is more than double that of the pipelined static adder and more than four times that of the static adder. The power consumption at the maximum frequency is less than the power consumed by the pipelined adder at half of the maximum frequency.
For the comparison to be fair, it is important to compare the power consumptim of all cireuits at Le same frequemy. The average power consumption of static, pipelined static and TPDL adders at 0.26 GHZ are 26 mW, 42.74 mW and 23.82 mW, respectively. At 550 MHz, the pipelined static adder consumes 77.4 mW while the TPDL adder consumes 43.66 mW. The static adder will not work at all at this frequency. Figure 2 shows the power consumption of the three adder designs and the frequency ranges of their operation. From this figure, it can be seen that power consumption increases as the frequency increases for the static adder and the TPDL adder. However, the rate at which power increases for the static circuit is greater than for the TPDL circuit.
The power consumption increase for the static adder is linear with the increase in frequency. The rate of power consumption increase for the ' M' DL adder decreases as the frequency increases and approximates a logarithmic function. At any frequency, the power consumption of the TPDL adder is about half of that for the pipelined static adder. The delay-power product of both the static and the TPDL adders is plotted in Figure 3 . The power-delay product decreases with decreasing the power supply because of the decrease in the leakage current. It can be noted from this figure the large difference in powerdelay product between the TPDL and the static designs. 
LOATXNG AND POWER SUPPLY EFFECTS ON THE CIRCUIT PIERFORMANCE
Loading effects on the performance of the designed CLA circuits have also been studied. The three designs (static, pipelined static and TPDL) of the CLA have been simulated in HSPICE with a 1.75 volt power supply. The output load was varied to measure the maximum operating frequency of the circuit when driving different loads. The number of loads changed from one to ten and the maximum operating frequency of each adder was recorded €or each load. Figure 4 shows the maximum frequency of operation for the three adders driving different Ioads. Number of L.oads
Figure 4 Loading Effeats on CGaAs 4Bit CLAs
For the static adder, the limiting parameter for the maximum frequency of operation is the propagation delay through the entire adder. Increasing the load will increase the output capacitance of the adder which increases the charging and discharging times of the output nodes.
Therefore, the maximum frequency of the circuit decreases linearly with increasing output load from one to ten.
For the pipelined static adder, the limiting parameter for the maximum operating frequency is the longest stage propagation delay. Fortunately, the longest delay of the three stages is for the middle stage. Increasing the load will only limit the maximum frequency of the last stage. Therefore, increasing the load from one to six will not affect the maximum frequency of the adder. As the load increases to seven, the propagation delay through the last stage becomes longer than for the middle stage and the last stage delay becomes the critical delay, which limits the maximum frequency of operation. Beyond a fan-out of seven, the maximum frequency decreases linearly with increasing load. pips lined static Design
TPDL Design
For the TPDL adder, the toad capacitance is separated from the output by a transmission gate. Thus, increasing the load capacitance will not increase the output capacitance of the TPDL circuit. The limiting factor for the maximum operating frequency is the charge redistribution problem. This problem is common for all the dynamic circuit designs. This adds another advantage for the TPDL designs.
The power supply and input signal levels have also been varied to study their effects on the maximum operatiug frequency and the power consumption of the different logic designs of the 4-Bit CLA. The highest power supply voltage used is limited by the source-drain leakage current, while the highest input voltage level is limited by the gate leakage current of the transistors. The power supply and the peak-to-peak input voltage are varied from 1.75 volts to 1.00 volt in 0.25 volt steps. The maximum frequency of operation for each circuit, and its power consumption at that fjrequency for each power supply voltage, are listed in Table 2 . The TPDL adder G~UI fknction pmperly up to 292 MHZ at a power supply of 1.00 volt. The power consumption is 2.1 mW, which is less than one-tenth of the power consumed by the static adder for proper functioning at the same frequency. V. CONCLUSIONS Two-Phase Dynamic Logic (TPDLJ is the optimal dynamic logic family ever reported in CGaAs technology. The TPDL circuit has the best performance among the studied logic families because it is the fastest and it has the lowest delay power product (0.01 yWlgateMHz) at all operating frequencies. The use of TPDL architecture inmases the throughput of CGaAs 4-Bit CLA circuit. The results presented in this paper are promising. TPDL CGaAs is an excellent candidate for the next generation of high speed, high density and low power ICs such as DSP chips and digital communication ICs.
